Project 1: Pulse Monitor and Oximetry – Week 3

BE/EE/MedE 189a: Design and Construction of Biodevices

Fall 2017

This part of the lab is largely adapted from Duke University's BME 154L lab manual with permission from the lab manager and instructor.

Instructions

For your lab report:

- Include your VIs. It will help the TAs to have screen shots in your submitted PDF, but you should also attach the VIs.
- Write a brief outline of the lab any modification/addition to the lab instructions. Include answer to the circuit design question embedded in the lab instructions.
- Be aware that some questions we want you to answer are embedded in the lab procedure.
- Emphasis is placed on the analysis and demonstration of understanding of the functionality, performance, and limitations of the system.

Procedure

Overview

This week we will continue working with the Nellcor Oxisensor II D25. We will use both LEDs in the oxisensor and measure the oxygen saturation using principles explained in handout of week 1. To achieve this, we will need to turn on the red and the IR LED alternately and measure the pulse signal from both LEDs simultaneously. The block diagram of the pulse oximeter is shown in Fig. 1.




Figure 1: Block diagram of the pulse oximeter

Q1. Why do we need to use the sample-and-hold circuit?

Constructing the circuit for Nellcore Oxisensor

Use the circuit shown in Fig. 2a for driving the two LEDs. The "Signal In" in Fig. 2a is a square wave signal shown in Fig. 2b, which can be generated using the virtual function generator of ELVIS II. Note that you will be able to see the flashing of the red LED, but not the IR LED. The circuit for photodiode is the same as Fig. 3 in handout of week 2.




Figure 2: Circuit for driving the two LEDs

Q2. What frequency should you use for the square wave?

Sample-and-hold circuit

We will use the LF398 for sample-and-hold. Please refer to its specification sheet for details. Note the pin numbers in (a) and (b). The circuit is shown in Fig. 3, where Fig. 3a is for the RED path and Fig. 3b is for the IR path. Note that the only difference between the two circuits is the logic for sample-and-hold. The "SYNC IN" should be connected to the square wave in Fig. 2b directly.




Figure 3: Sample-and-hold circuits

Filter and amplification

Use the same circuit as you did in the previous week for filter and amplification. You will need to build two copies of the circuit for the RED and the IR paths separately. Observe the output signal using an oscilloscope; you should be able to see the two pulse signals simultaneously.

Q3: Which signal has higher contrast (i.e. you're able to see the pulse better)? Why?

LabVIEW program

Q4: Write a LabView VI to measure the two signals simultaneously and also the DC signal. Calculate the ratio *R* defined in the prelab. Carry out a measurement on yourself. What is the value of *R* and the corresponding oxygen saturation level in your measurement?

Demonstrate and explore the functionality of your system, sources of noise, etc.

Q5: Obtain and analyze plethysomographs and pulse rate information while having the subject do the following:

- Take a large inhalation and hold it for a few seconds.
- Laugh out loud. This is preferably done after one of my jokes.
- Suddenly raise the hand with the probe on.
- Suddenly raise the other hand
- Tap the bench top with the probe finger.
- Squeeze the probe finger.
- Cover the finger to block the room light.
- Anything else you'd like to try.

Q6: What are the sources of noise in pulse oximetry? How can you prevent/minimize them, e.g. from point of signal processing, user education, device design/construction, etc.)?

July 2000

LF198/LF298/LF398, LF198A/LF398A Monolithic Sample-and-Hold Circuits



LF198/LF298/LF398, LF198A/LF398A Monolithic Sample-and-Hold Circuits

General Description

The LF198/LF298/LF398 are monolithic sample-and-hold circuits which utilize BI-FET technology to obtain ultra-high dc accuracy with fast acquisition of signal and low droop rate. Operating as a unity gain follower, dc gain accuracy is 0.002% typical and acquisition time is as low as 6 µs to 0.01%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin, and does not degrade input offset drift. The wide bandwidth allows the LF198 to be included inside the feedback loop of 1 MHz op amps without having stability problems. Input impedance of $10^{10}\Omega$ allows high source impedances to be used without degrading accuracy. P-channel junction FET's are combined with bipolar devices in the output amplifier to give droop rates as low as 5 mV/min with a 1 µF hold capacitor. The JFET's have much lower noise than MOS devices used in previous designs and do not exhibit high temperature instabilities. The overall design guarantees no feed-through from input to output in the hold

mode, even for input signals equal to the supply voltages.


Features


- Operates from ±5V to ±18V supplies
- Less than 10 µs acquisition time
- TTL, PMOS, CMOS compatible logic input
- 0.5 mV typical hold step at $C_h = 0.01 \ \mu F$
- Low input offset
- 0.002% gain accuracy
- Low output noise in hold mode
- Input characteristics do not change during hold mode
- High supply rejection ratio in sample or hold
- Wide bandwidth
- Space qualified, JM38510

Logic inputs on the LF198 are fully differential with low input current, allowing direct connection to TTL, PMOS, and CMOS. Differential threshold is 1.4V. The LF198 will operate from $\pm 5V$ to $\pm 18V$ supplies.


An "A" version is available with tightened electrical specifications.

Typical Connection and Performance Curve





Functional Diagram



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	±18V
Power Dissipation (Package	
Limitation) (Note 2)	500 mW
Operating Ambient Temperature R	ange
LF198/LF198A	–55°C to +125°C
LF298	-25°C to +85°C
LF398/LF398A	0°C to +70°C
Storage Temperature Range	–65°C to +150°C
Input Voltage	Equal to Supply Voltage
Logic To Logic Reference	
Differential Voltage (Note 3)	+7V, –30V
Output Short Circuit Duration	Indefinite

Hold Capacitor Short	
Circuit Duration	10 sec
Lead Temperature (Note 4)	
H package (Soldering, 10 sec.)	260°C
N package (Soldering, 10 sec.)	260°C
M package:	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C
Thermal Resistance (θ_{JA}) (typicals)	
H package 215°C/W (Board mount in still air)	
85°C/W (Board mount in	
400LF/min air flow)	
N package 115°C/W	
M package 106°C/W	
θ_{JC} (H package, typical) 20°C/W	

Electrical Characteristics

The following specifications apply for $-V_S + 3.5V \le V_{IN} \le +V_S - 3.5V$, $+V_S = +15V$, $-V_S = -15V$, $T_A = T_j = 25^{\circ}C$, $C_h = 0.01 \ \mu$ F, $R_L = 10 \ k\Omega$, LOGIC REFERENCE = 0V, LOGIC HIGH = 2.5V, LOGIC LOW = 0V unless otherwise specified.

Parameter	Conditions	L	LF198/LF298			LF398			
		Min	Тур	Max	Min	Тур	Max	1	
Input Offset Voltage, (Note 5)	$T_i = 25^{\circ}C$		1	3		2	7	mV	
	Full Temperature Range			5			10	mV	
Input Bias Current, (Note 5)	$T_j = 25^{\circ}C$		5	25		10	50	nA	
	Full Temperature Range			75			100	nA	
Input Impedance	$T_j = 25^{\circ}C$		10 ¹⁰			10 ¹⁰		Ω	
Gain Error	$T_j = 25^{\circ}C, R_L = 10k$		0.002	0.005		0.004	0.01	%	
	Full Temperature Range			0.02			0.02	%	
Feedthrough Attenuation Ratio	$T_j = 25^{\circ}C, C_h = 0.01 \ \mu F$	86	96		80	90		dB	
at 1 kHz									
Output Impedance	T _j = 25°C, "HOLD" mode		0.5	2		0.5	4	Ω	
	Full Temperature Range			4			6	Ω	
"HOLD" Step, (Note 6)	$T_j = 25^{\circ}C, C_h = 0.01 \ \mu F, V_{OUT} = 0$		0.5	2.0		1.0	2.5	mV	
Supply Current, (Note 5)	T _j ≥25°C		4.5	5.5		4.5	6.5	mA	
Logic and Logic Reference Input	$T_j = 25^{\circ}C$		2	10		2	10	μA	
Current									
Leakage Current into Hold	$T_{j} = 25^{\circ}C$, (Note 7)		30	100		30	200	pА	
Capacitor (Note 5)	Hold Mode								
Acquisition Time to 0.1%	$\Delta V_{OUT} = 10V, C_{h} = 1000 \text{ pF}$		4			4		μs	
	$C_{h} = 0.01 \ \mu F$		20			20		μs	
Hold Capacitor Charging Current	$V_{IN} - V_{OUT} = 2V$		5			5		mA	
Supply Voltage Rejection Ratio	$V_{OUT} = 0$	80	110		80	110		dB	
Differential Logic Threshold	$T_j = 25^{\circ}C$	0.8	1.4	2.4	0.8	1.4	2.4	V	
Input Offset Voltage, (Note 5)	$T_i = 25^{\circ}C$		1	1		2	2	mV	
	Full Temperature Range			2			3	mV	
Input Bias Current, (Note 5)	$T_j = 25^{\circ}C$		5	25		10	25	nA	
	Full Temperature Range			75			50	nA	

LF198/LF298/LF398, LF198A/LF398A

Electrical Characteristics

The following specifications apply for $-V_S + 3.5V \le V_{IN} \le +V_S - 3.5V$, $+V_S = +15V$, $-V_S = -15V$, $T_A = T_j = 25^{\circ}C$, $C_h = 0.01 \ \mu$ F, $R_L = 10 \ k\Omega$, LOGIC REFERENCE = 0V, LOGIC HIGH = 2.5V, LOGIC LOW = 0V unless otherwise specified.

Parameter	Conditions	LF198A			LF398A			Units
		Min	Тур	Max	Min	Тур	Max	
Input Impedance	$T_j = 25^{\circ}C$		10 ¹⁰			10 ¹⁰		Ω
Gain Error	$T_{j} = 25^{\circ}C, R_{L} = 10k$		0.002	0.005		0.004	0.005	%
	Full Temperature Range			0.01			0.01	%
Feedthrough Attenuation Ratio	$T_j = 25^{\circ}C, C_h = 0.01 \ \mu F$	86	96		86	90		dB
at 1 kHz								
Output Impedance	$T_j = 25^{\circ}C$, "HOLD" mode		0.5	1		0.5	1	Ω
	Full Temperature Range			4			6	Ω
"HOLD" Step, (Note 6)	$T_j = 25^{\circ}C, C_h = 0.01\mu F, V_{OUT} = 0$		0.5	1		1.0	1	mV
Supply Current, (Note 5)	T _j ≥25°C		4.5	5.5		4.5	6.5	mA
Logic and Logic Reference Input	$T_j = 25^{\circ}C$		2	10		2	10	μA
Current								
Leakage Current into Hold	$T_j = 25^{\circ}C$, (Note 7)		30	100		30	100	pА
Capacitor (Note 5)	Hold Mode							
Acquisition Time to 0.1%	$\Delta V_{OUT} = 10V, C_{h} = 1000 \text{ pF}$		4	6		4	6	μs
	$C_{h} = 0.01 \ \mu F$		20	25		20	25	μs
Hold Capacitor Charging Current	$V_{IN}-V_{OUT} = 2V$		5			5		mA
Supply Voltage Rejection Ratio	V _{OUT} = 0	90	110		90	110		dB
Differential Logic Threshold	$T_i = 25^{\circ}C$	0.8	1.4	2.4	0.8	1.4	2.4	V

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$, or the number given in the Absolute Maximum Ratings, whichever is lower. The maximum junction temperature, T_{JMAX} , for the LF198/LF198A is 150°C; for the LF298, 115°C; and for the LF398/LF398A, 100°C.

Note 3: Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2V below the positive supply and 3V above the negative supply.

Note 4: See AN-450 "Surface Mounting Methods and their effects on Product Reliability" for other methods of soldering surface mount devices.


Note 5: These parameters guaranteed over a supply voltage range of ± 5 to $\pm 18V$, and an input range of $-V_S + 3.5V \le V_{IN} \le +V_S - 3.5V$.


Note 6: Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5 mV step with a 5V logic swing and a 0.01µF hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.


Note 7: Leakage current is measured at a junction temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.


Note 8: A military RETS electrical test specification is available on request. The LF198 may also be procured to Standard Military Drawing #5962-8760801GA or to MIL-STD-38510 part ID JM38510/12501SGA.

Typical Performance Characteristics









Threshold ≈ +4V

Application Hints

Hold Capacitor

Hold step, acquisition time, and droop rate are the major trade-offs in the selection of a hold capacitor value. Size and cost may also become important for larger values. Use of the curves included with this data sheet should be helpful in selecting a reasonable value of capacitance. Keep in mind that for fast repetition rates or tracking fast signals, the capacitor drive currents may cause a significant temperature rise in the LF198.

A significant source of error in an accurate sample and hold circuit is dielectric absorption in the hold capacitor. A mylar cap, for instance, may "sag back" up to 0.2% after a quick change in voltage. A long sample time is required before the circuit can be put back into the hold mode with this type of capacitor. Dielectrics with very low hysteresis are polystyrene, polypropylene, and Teflon. Other types such as mica and polycarbonate are not nearly as good. The advantage of polypropylene over polystyrene is that it extends the maximum ambient temperature from 85°C to 100°C. Most ceramic capacitors are unusable with > 1% hysteresis. Ceramic "NPO" or "COG" capacitors are now available for 125°C operation and also have low dielectric absorption. For more exact data, see the curve Dielectric Absorption Error. The hysteresis numbers on the curve are final values, taken after full relaxation. The hysteresis error can be significantly

reduced if the output of the LF198 is digitized quickly after the hold mode is initiated. The hysteresis relaxation time constant in polypropylene, for instance, is 10-50 ms. If A-to-D conversion can be made within 1 ms, hysteresis error will be reduced by a factor of ten.

DS005692-38

DC and AC Zeroing

Threshold = -4V

DC zeroing is accomplished by connecting the offset adjust pin to the wiper of a 1 k Ω potentiometer which has one end tied to V⁺ and the other end tied through a resistor to ground. The resistor should be selected to give ≈ 0.6 mA through the 1k potentiometer.

AC zeroing (hold step zeroing) can be obtained by adding an inverter with the adjustment pot tied input to output. A 10 pF capacitor from the wiper to the hold capacitor will give $\pm 4 \text{ mV}$ hold step adjustment with a 0.01 µF hold capacitor and 5V logic supply. For larger logic swings, a smaller capacitor (< 10 pF) may be used.

Logic Rise Time

For proper operation, logic signals into the LF198 must have a minimum dV/dt of 1.0 V/ μ s. Slower signals will cause excessive hold step. If a R/C network is used in front of the

Application Hints (Continued)

logic input for signal delay, calculate the slope of the waveform at the threshold point to ensure that it is at least 1.0 V/ μ s.

Sampling Dynamic Signals

Sample error to moving input signals probably causes more confusion among sample-and-hold users than any other parameter. The primary reason for this is that many users make the assumption that the sample and hold amplifier is truly locked on to the input signal while in the sample mode. In actuality, there are finite phase delays through the circuit creating an input-output differential for fast moving signals. In addition, although the output may have settled, the hold capacitor has an additional lag due to the 300Ω series resistor on the chip. This means that at the moment the "hold" command arrives, the hold capacitor voltage may be somewhat different than the actual analog input. The effect of these delays is opposite to the effect created by delays in the logic which switches the circuit from sample to hold. For example, consider an analog input of 20 Vp-p at 10 kHz. Maximum dV/dt is 0.6 V/µs. With no analog phase delay and 100 ns logic delay, one could expect up to (0.1 µs) (0.6V/µs) = 60 mVerror if the "hold" signal arrived near maximum dV/dt of the input. A positive-going input would give a +60 mV error. Now assume a 1 MHz (3 dB) bandwidth for the overall analog loop. This generates a phase delay of 160 ns. If the hold capacitor sees this exact delay, then error due to analog delay will be $(0.16 \ \mu s) (0.6 \ V/\mu s) = -96 \ mV$. Total output error is +60 mV (digital) -96 mV (analog) for a total of -36 mV. To add to the confusion, analog delay is proportioned to hold capacitor value while digital delay remains constant. A family of curves (dynamic sampling error) is included to help estimate errors.


A curve labeled *Aperture Time* has been included for sampling conditions where the input is steady during the sampling period, but may experience a sudden change nearly coincident with the "hold" command. This curve is based on a 1 mV error fed into the output.

A second curve, $\mathit{Hold Settling Time}$ indicates the time required for the output to settle to 1 mV after the "hold" command.


Digital Feedthrough

Fast rise time logic signals can cause hold errors by feeding externally into the analog input at the same time the amplifier is put into the hold mode. To minimize this problem, board layout should keep logic lines as far as possible from the analog input and the C_h pin. Grounded guarding traces may also be used around the input line, especially if it is driven from a high impedance source. Reducing high amplitude logic signals to 2.5V will also help.


7




Use 10-pin layout. Guard around C_bis tied to output.









Typical Applications (Continued) **Differential Hold** OUTPUT VS WHEN IN HOLD MODE (VS + VCM) WHEN IN SAMPLE MODE LE 198 *Select for time constant C1 **Adjust for amplitude DS005692-57


Definition of Terms

Hold Step: The voltage step at the output of the sample and hold when switching from sample mode to hold mode with a steady (dc) analog input voltage. Logic swing is 5V.

Acquisition Time: The time required to acquire a new analog input voltage with an output step of 10V. Note that acquisition time is not just the time required for the output to settle, but also includes the time required for all internal nodes to settle so that the output assumes the proper value when switched to the hold mode.

Gain Error: The ratio of output voltage swing to input voltage swing in the sample mode expressed as a per cent difference.

Connection Diagrams





Order Number LF298M or LF398M See NS Package Number M14A



200

200

100k

Capacitor Hysteresis Compensation

INPUT O

LOGIC O

OUTPUT

R1

200

C1*

0.2.1


DS005692-56

settle within 1 mV of final value after the "hold" logic command.

Dynamic Sampling Error: The error introduced into the held output due to a changing analog input at the time the hold command is given. Error is expressed in mV with a given hold capacitor value and input slew rate. Note that this error term occurs even for long sample times.


Aperture Time: The delay required between "Hold" command and an input analog transition, so that the transition does not affect the held output.


Metal Can Package



TOP VIEW DS005692-14

Order Number LF198H, LF198H/883, LF298H, LF398H, LF198AH or LF398AH See NS Package Number H08C (Note 8)





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.